A 24 - Gb / s 27 − 1 Pseudo Random Bit Sequence Generator IC in 0 . 13 μ m Bulk CMOS
نویسنده
چکیده
This work presents a 24 Gb/s pseudo random bit sequence (PRBS) generator with a sequence length of 2 − 1 . The circuit uses an interleaved linear feedback shift register and multiplexing architecture. An output voltage swing of 280 mVpp is achieved for 24 Gb/s data rate and 390 mVpp for 10 Gb/s. The circuit features a trigger output which allows to trigger the eye or the sequence pattern. The circuit is manufactured in 0.13 μm bulk CMOS technology and draws 183 mA at 1.5 V supply voltage.
منابع مشابه
A 3 5-Gb/s Multilane Low-Power 0.18- m CMOS Pseudorandom Bit Sequence Generator
A low-power, three-lane, pseudorandom bit sequence (PRBS) generator has been fabricated in a 0.18m CMOS process to test a multilane multi-Gb/s transmitter that cancels far-end crosstalk. Although the proposed PRBS generator was designed to produce three uncorrelated 12-Gb/s PRBS sequences, measurement results included in this paper have been obtained at only 5 Gb/s due to test setup limitations...
متن کاملA 20 Gb/s INJECTION-LOCKED CLOCK AND DATA RECOVERY CIRCUIT
This paper presents a 20 Gb/s injection-locked clock and data recovery (CDR) circuit for burst mode applications. Utilizing a half rate injection-locked oscillator (ILO) in the proposed CDR circuit leads to higher speed operation and lower power consumption. In addition, to accommodate process, voltage, and temperature (PVT) variations and to increase the lock range, a frequency locked loop is ...
متن کامل10 Gb/s operation of photonic crystal silicon optical modulators.
We report the first experimental demonstration of 10 Gb/s modulation in a photonic crystal silicon optical modulator. The device consists of a 200 μm-long SiO2-clad photonic crystal waveguide, with an embedded p-n junction, incorporated into an asymmetric Mach-Zehnder interferometer. The device is integrated on a SOI chip and fabricated by CMOS-compatible processes. With the bias voltage set at...
متن کاملA Low-Power 8-PAM Serial Transceiver in 0.5- m Digital CMOS
An 8-PAM CMOS transceiver is described in this paper. Pre-emphasis is implemented without an increase in DAC resolution or digital computation. The receiver oversamples with three fully differential 3-bit ADCs. The prototype transmits at up to 1.3 Gb/s and has a measured bit error rate of less than 1 in 10 for an 810-Mb/s pseudorandom bit sequence transmission. The device, packaged in a 68-pin ...
متن کاملDesign and Implementation of Pseudo Random Number Generator Used in Aes Algorithm
We present a new Design for the generation of Advanced encryption of (bit) data. The Design opted to obtain this encrypted data is RM-PRNG. This design also enhances the statistical properties of a chaos-based logistic map pseudo random number generator (PRNG) and extends the system period length. The reseeding method removes the short periods of the digitized logistic map and the mixing method...
متن کامل